Fixed-Latency, Multi-Gigabit Serial Links on FPGA using Serdes. ijeetr [Internet]. 2026 Mar. 28 [cited 2026 Apr. 26];8(2):3048-5. Available from: https://www.ijeetr.com/index.php/ijeetr/article/view/726