“Fault Secure Memory Design using Different Set – Codes”, ijeetr, vol. 8, no. 2, pp. 3340–3350, Mar. 2026, doi: 10.15662/IJEETR.2026.0802336.