



FPGA-Based Real-Time Image Edge Detection using Pipelined Sobel and Canny Operations

Charishma Peddini, Dr.S.Sruthi

PG Scholar, Dept. of ECE, Sree Rama Engineering College, Tirupati, AP, India

Associate Professor, Dept. of ECE, Sree Rama Engineering College, Tirupati, AP, India

Publication History: Received: 25.02.2026; Revised: 20.03.2026; Accepted: 25.03.2026; Published: 28.03.2026.

ABSTRACT: Image edge detection is a fundamental requirement in applications like surveillance, robotics, medical imaging, and intelligent transportation. Sobel is fast, simple, hardware-friendly operator which has some smoothing effect due to small averaging window for more noise-resistant. Canny operator provides good accuracy for edge detection to produce sharper and cleaner edges by applying gaussian smoothing. An efficient FPGA- based architecture for real-time image edge detection using combined Sobel and Canny operators with improvement using adaptive thresholding and morphological clean-up with a fully pipelined, streaming hardware approach, enabling continuous pixel-level processing with minimal latency is proposed. The Sobel operator is used to extract gradient components (Gx, Gy) with optimized fixed-point arithmetic and Canny operator to improve accuracy and latency. The designs are modeled in Verilog HDL and Zynq 7000 Series FPGA is used for implementation. The simulation results confirm that the combination of Sobel's low-cost gradient extraction with Canny's superior edge refinement provides 5.7% to 62.5%.

KEYWORDS: Real-Time Image Processing, Edge Detection, Sobel Operator, Canny Edge Detection, FPGA Implementation.

I. INTRODUCTION

Finding notable intensity changes that correspond to object boundaries, surface discontinuities, and structural elements inside an image is the goal of edge detection. These edges are used for vision tasks such as object detection, feature extraction, image segmentation, tracking and scene interpretation. The requirements include high detection accuracy, immune to noise for applications like surveillance systems, medical imaging equipment, autonomous robotics, intelligent transportation systems, etc. The computing elements like CPU, GPU, etc face issues like memory bandwidth, delay and power consumption due to increased resolution and frame rates. GPUs offer parallelism but have large power consumption and non-deterministic delay. The Field Programmable Gate Arrays (FPGAs) provide low power consumption, deterministic execution, reconfigurability, parallelism, etc along with extra capabilities of convolution structures, BRAMs, etc. As Sobel operator reduces noise by combining gradient computation with a smoothing effect using weighted kernels based on 3x3 masks to compute both horizontal and vertical gradients for parallel implementation on FPGA. However, it results in discontinuities, thick edges, poor localization, etc in noisy and variable lighting conditions.

The Canny operator provides low response, good localization, by using hysteresis thresholding for edge continuity, Gaussian smoothing to reduce noise, gradient magnitude and direction computation, and non-maximum suppression to thin edges. However, the multi-stage processing pipeline greatly increases latency, memory usage, and computational complexity. In FPGA-based edge detection systems, trade-off exists between detection precision and hardware efficiency. A hybrid Sobel-Canny operator based FPGA design uses pipelined and AXI protocol streaming to optimize real-time operation. This paper contributes hybrid Sobel-Canny FPGA architecture that combines low-complexity gradient estimation by using Sobel operator with high-precision edge localization by using Canny operator. This results in reduced computational complexity. The adaptive thresholding hardware implementation dynamically adjusts thresholds based on local image statistics to improve robustness under varying illumination conditions. The morphological operators remove spurious edges without requiring external post-processing by maintaining real-time throughput. The fully pipelined streaming FPGA design supports real-time video processing with minimal latency. Hence, the adaptive thresholding improves edge continuity in low contrast regions and noise suppression under illumination variation. Also morphological cleanup helps to remove isolated noise edges and broken edge fragments.



II. LITERATURE SURVEY

[1] The VGG Net model extracts features, the side-edge output networks refine the rough edges produced by adaptive thresholding. For real time implementation, Xilinx ZYNQ- 7000 FPGA is used to implement Sobel edge detection algorithm along with to utilize parallel processing [2] on grayscale images. An automated star-counting for real time edge-detection and morphological feature extraction is presented for space surveillance in [3]. Other operators like Canny, Sobel, and Prewitt are assessed for varying intensity discontinuities. The modified Sobel method improves accuracy and processing performance with FPGA implementation is proposed in [4]. This method provides higher sensitivity and improved noise handling with faster edge recognition for better tumor contour detection in MRI images. To accomplish real-time image processing via FPGA, hardware implementation of the Sobel edge detection method is described in [5] For efficient gradient values, Sobel kernels are applied in both horizontal and vertical directions to improve throughput, reduce latency, and efficient resource utilization for combining picture acquisition and display modules. A bespoke Multiply–Accumulate (MAC) IP core of Xilinx Vivado design suite is used to speed up the Sobel edge detection technique is described in [6]. This MAC uses parallelism to reduce calculation time and latency. The FPGA implementation demonstrated increased speed, reduced energy consumption, and effective resource usage well suited for applications like autonomous navigation, object detection, video analysis, etc. A real-time FPGA based video edge detection with a resolution of 1280x720 at 30 frames per second is presented in [7]. This approach reduces processing times and improves edge quality by combining a median filter, Sobel operator, and morphological processes. A real- time Cyclone IV E FPGA based Sobel-based edge detection technique for detecting illnesses in Hevea (rubber tree) leaves is proposed in [8]. This system identifies three main diseases i.e., Colletotrichum Leaf Disease, Bird's Eye Leaf Spot, and Corynespora Leaf Spot. To overcome the inadequate edge localization, an enhanced Sobel operator for infrared image target extraction is suggested in [9] to better distinguish edge and non-edge pixels. Comparing experimental results to typical Sobel processing, better target extraction and greater localization are confirmed. An FPGA-based system that uses morphological image processing and inter-frame difference to recognize and track moving objects in real time [10] for real- time vision applications by achieving quick, effective object detection and tracking without a large computational cost. A real-time FPGA-based collision avoidance system is described in [11] that uses the Manhattan formula to estimate vehicle distance after processing camera video, converting frames to grayscale, and applying Sobel edge detection. The technology offers quick and accurate collision detection for autonomous vehicles by utilizing FPGA parallelism and low power to increase traffic safety. In order to accurately segment images and videos, edge detection is an essential pre- processing step in [12] by applying bilateral/gaussian noise filtering and CLAHE-based histogram equalization to enhance the Canny edge identification technique. An ARM- SoC and FPGA hybrid Canny edge detection system is proposed in [13]. Yocto Linux is run by the ARM core, and VGA display and image processing are handled by the FPGA. Avalon-ST Bridge IP cores facilitate communication. In [14], several threshold levels are introduced to solve the issue of excessive edge thickness encountered in prior techniques to generate more realistic edge representations and enhanced error management. An effective lane line detection method utilizing a Spatial Convolutional Neural Network (SCNN) in conjunction with Canny edge detection and the Hough Transform is shown in [15]. By capturing spatial correlations in road photos, SCNN enhances lane detection in challenging situations. While the Hough Transform accurately locates lane lines, cunning edge detection improves edge features. The integrated method works effectively in various road conditions and illumination conditions suitable for real- time autonomous driving and ADAS applications is demonstrated by experimental findings. An essential part of ADAS and autonomous driving applications is lane detection in [16] to increase accuracy in a variety of environmental circumstances like a lane detection method that combines Scharr-based Canny edge detection with the Hough Transform. With a low false positive rate of 2.1% and real- time performance at 28 ms per frame, the suggested technique achieves an average accuracy of 96.2%. A road lane detection and tracking system utilising Open CV with Gaussian Blur, masking, Canny edge detection, and the Hough Transform is shown in [17]. Real-time road footage at various times of the day were used to evaluate the system, which was constructed on an embedded controller with a vision sensor. An energy- efficient edge detection technique utilizing in-memory computation with SOT-MRAM is presented in [18] which reduces circuit complexity and power. A method for monitoring cutting tool defects is suggested in [19] for Flexible Manufacturing Systems (FMS) need great operational adaptability and little human intervention. Tool flaws can be precisely identified by size and location to vision- based non-contact inspection for enhanced reliability, real- time decision making and overall manufacturing system performance. The segmentation of underwater prawn images by using five edge detection techniques like Canny, Sobel, Prewitt, Roberts, and Laplacian of Gaussian (LoG) over a fog computing network are explored in [20] and evaluated to assess segmentation performance using PSNR and MSE measures.



III. EXISTING ALGORITHM

The main goal of FPGA-based picture edge detection research has been to achieve real-time performance with constrained hardware resources. Because of their low computational complexity and appropriateness for parallel hardware realization, early implementations concentrated on straightforward gradient-based operators. To efficiently carry out convolution operations, these designs usually employ sliding window structures with line buffers.

Sobel-Based FPGA Edge Detection

Fixed 3x3 convolution kernels are used in Sobel-based FPGA systems to calculate both horizontal and vertical gradients. These systems are frequently able to process one pixel each clock cycle, making them extremely efficient in terms of logic consumption and processing speed. Compared to straightforward gradient operators, the Sobel operator is more resilient to noise since it also adds a slight smoothing effect. Nevertheless, Sobel-only implementations have a number of intrinsic drawbacks like only the horizontal and vertical directions can be used to compute gradients, as there are no suppression mechanisms, edge thickness is still high, Edge fragmentation results from fixed thresholding, Curved and diagonal edges are not well localized and the performance declines with changes in illumination.

Canny-Based FPGA Edge Detection

A number of researchers have used the Canny edge detection technique on FPGA devices to enhance edge quality. Gaussian filtering, gradient computation, non-maximum suppression, and double thresholding with hysteresis are some of the sequential processes that make up Canny-based designs. These designs greatly enhance edge continuity and localization. The FPGA implementations of Canny encounter significant obstacles despite their benefits like large convolution kernels and buffering are needed for Gaussian filtering, double thresholding raises latency and memory access, non-maximum suppression results in intricate control logic, frame-level buffering is frequently necessary and power usage and hardware costs rise sharply. Because of this, Canny- based FPGA designs frequently fall short of stringent real- time requirements, especially when dealing with high- resolution video feeds.

Hybrid and Optimized Approaches

By streamlining specific steps or integrating Sobel with partial Canny processing, some current studies try to lower Canny complexity. However, because of ineffective dataflow design, many of these methods result in increased latency, decreased scalability, or architectural complexity. Instead of utilizing their complementing strengths, the majority of current systems consider Sobel and Canny as separate modules.




Fig.1. Traditional Sobel operator model

The Sobel operator's straightforward convolution structure and built-in smoothing feature in FPGA designs. By convolving the input image with two fixed 3x3 kernels that approximate first-order derivatives in both horizontal and vertical directions, it predicts image gradients.

Sobel Convolution Kernels

Suggested method is to achieve high edge detection accuracy with little latency and hardware complexity, which makes it appropriate for embedded vision applications that have stringent real-time and power requirements. The first step converts the input image into grayscale format, which is represented as $I(x,y)$, where x and y stand for the spatial coordinates. The Sobel operator is initially used to extract coarse edge information because of its ease of use and compatibility with parallel hardware implementation. The Sobel operator uses horizontal and vertical 3x3 kernels to convolve the input image in order to calculate first-order intensity gradients. The gradient components that arise are $G_x(x, y)$ and $G_y(x, y)$ with variations in intensity in orthogonal axes (x, y) . To reduce computational and resource complexity, the sum of absolute gradient components is used for gradient magnitude.



$$\begin{matrix}
 -1 & 0 & +1 & & -1 & -2 & -1 \\
 \mathbf{Gx} = [-2 & 0 & +2] , & \mathbf{Gy} = [0 & 0 & 0] & (1) \\
 -1 & 0 & +1 & & +1 & +2 & +1
 \end{matrix}$$

For an input image (x,y), the gradient components are computed as:

$$(x, y) = (x, y) * Gx \quad (2)$$

$$(x, y) = (x, y) * Gy \quad (3)$$

Where * denotes convolution.

The gradient magnitude is then approximated as:




Fig.3. Proposed Architecture

The vertical to horizontal gradients ratio evaluates the gradient direction as a finite set of dominating orientations



$$(x, y) = 5G^2 + G^2 \text{ or } (x, y) \approx |G$$

$$| + |G| \quad (4)$$

after gradient computation to enable precise edge thinning

$$\begin{matrix} x & y \\ x & y \end{matrix}$$

for the refining stage. The suggested architecture preserves the A pixel is classified as an edge if:

$$(x, y) \geq T \quad (5)$$

where T is a fixed threshold




Fig.2. Improved Sobel operator model

But Sobel operator leads to fixed threshold T causes broken edges, no suppression - thick edges, poor diagonal edge localization, sensitive to illumination changes. The Canny edge detection presents a multi-stage optimization technique to get over Sobel constraints. FPGA implementation is difficult due to its computational complexity, despite its effectiveness.

IV. PROPOSED WORK

This work presents a hardware-efficient FPGA- based real-time edge detection architecture that combines Canny-based edge refining and Sobel-based gradient extraction into a single, pipelined processing framework. The Major goal of the fundamental directional properties of edges while streamlining control logic by limiting directional analysis to primary orientations. Gaussian smoothing is applied to the gradient magnitude image in order to reduce noise and enhance edge continuity. High-frequency noise components that could cause incorrect edge detection are reduced by the smoothing process. Two one-dimensional filtering operations can take the place of a complete two-dimensional convolution in the suggested design since Gaussian filtering is implemented using a separable convolution structure. This enhancement facilitates streaming and drastically lowers hardware resources usage. The non-maximum suppression is used after noise suppression to improve edge localization. Only local maxima are kept in this stage, where each pixel is compared to its neighboring pixels along the calculated gradient direction. This procedure produces thin, well-localized edges by removing thick and redundant edge replies generated by the Sobel operator. Because localized comparisons are used to implement the non-maximum suppression stage, pipelined FPGA execution is possible without the need for frame-level buffering.



Mathematical Steps of Canny Edge Detection Include

(a) Gaussian Smoothing

$$G_{\sigma}(x, y) = \frac{1}{2\pi\sigma^2} \exp\left(-\frac{x^2+y^2}{2\sigma^2}\right) \quad (6)$$

V. RESULTS AND DISCUSSION

These operations use Verilog HDL Modeling and are evaluated for Zynq 7000 series FPGA (XC7Z020-1CLG484). The smoothed image is:

$$I_s(x, y) = I(x, y) * G_{\sigma}(x, y) \quad (7)$$

(b) Gradient Computation

The images are verified in MATLAB. The basic and improved pipelined architecture uses adaptive thresholding and morphological cleanup as additives yield the results of image with size 532 x 800, number of pixels as 425600, sigma as 1 are as shown in fig.4, where the improved pipelined operations provide better results when compared to basic version.

$$G_x = \frac{\partial I_s}{\partial x}, G_y = \frac{\partial I_s}{\partial y} \quad (8)$$

$$M = \sqrt{G_x^2 + G_y^2} \quad (9)$$

$$\theta = \tan^{-1}\left(\frac{G_y}{G_x}\right) \quad (10)$$

(c) Non-Maximum Suppression

A pixel (x, y) is retained as an edge only if:

$$M(x, y) = \max\{M \text{ along gradient direction}\} \quad (11)$$

This produces **thin edges**, but requires neighborhood comparison and directional logic.

(d) Double Thresholding & Hysteresis

Strong edge, $M \geq T_H$

Basic Pipelined operations

(x, y) Weak edge, $T_L \leq M < T_H$

Non-edge, $M < T_L$

(12) Improved Pipelined operations:




Fig.4. Results of input and output images

Weak edges are preserved only if connected to strong edges.

Double thresholding is then used to classify pixels in the revised gradient image into three categories: strong edges, weak edges, and non-edge pixels. While a lower threshold permits the retention of prospective edge pixels for additional analysis, a high threshold identifies edge pixels that are confident. An edge tracking via hysteresis method, which preserves weak edges only if they are related to strong edges within a small neighborhood, is used to guarantee edge continuity. This process preserves continuous edge structures while efficiently eliminating isolated noise responses. Pixel-level processing at every clock cycle is made possible by the implementation of the complete edge detection pipeline as a fully streaming and pipelined design. Sliding windows for convolution operations are created using line buffers, which greatly reduces latency and does away with the requirement for entire image storage. The suggested design strikes a fair compromise between hardware efficiency and detection accuracy by fusing the superior localization and refinement stages of the Canny algorithm with the low-cost gradient extraction capacity of the Sobel operator. The suggested method is ideal for contemporary embedded vision systems that need precise, low-latency edge detection.

The image based statistics are as shown in table I. The `sobel_T_norm` reflects sensitivity of Sobel detector and signifies how strong a gradient must be to be considered an edge in Sobel. The `canny_T_norm` indicates robustness of Canny to noise vs. detail preservation and the hysteresis limits of canny. The `canny_T_hw_approx` shows implementation loss between ideal software Canny and FPGA/ASIC version. The `N_sobel`, `N_canny` signify the total amount of structure each algorithm detects. `N_final` represents usable edges for next stages (object detection, segmentation). The `density_sobel`, `density_canny` and `density_final` are used as objective quality indicator. The `mean_mag` signifies average edge strength or overall contrast level in image. The `std_mag` signifies the variation of edge strengths and indicates dynamic range of details. The `max_mag` relates to global contrast peak, signifies strongest edge present and is used to normalize thresholds. The `dir_bins` signifies angular resolution used to study orientation and determines how finely we analyze edge directions. The `dir_hist` signifies distribution of edge orientations and used for texture classification, HOG features and checking detector bias.



TABLE I. COMPARISON TABLE FOR IMAGE BASED STATISTICS.

Parameter	Basic Pipelined Operations	Improved Pipelined Operation
sobel_T_norm	0.1569	0.1747
canny_T_norm	[0.0813 0.2031]	[0.2186 0.4677]
canny_T_hw_approx	[21 52]	[56 119]
N_sobel	138255	127680
N_canny	53266	33739
N_final	48351	49338
density_sobel	0.3248	0.3000
density_canny	0.1252	0.0793
density_final	0.1136	0.1159
mean_mag	1.2632	1.2761
std_mag	0.6135	0.5905
max_mag	2.5673	2.5671
dir_bins	[-180 -150 -120 -90 -60 -30 0 30 60 90 120 150 180]	[-180 -150 -120 -90 -60 -30 0 30 60 90 120 150 180]
dir_hist	[3569 3898 4813 4003 3701 4348 3506 3929 4781 3998 3521 4284]	[3860 3548 4552 3662 3679 5341 4003 3598 4361 3824 3590 5320]

When compared with basic pipelined operations, the improved pipelined operations improve by 10.18%, 62.8% and 56.57%, 62.5% and 56.3%, 7.6%, 36.6%, 2%, 7.6%, 36.6%, 1.98%, 1.01% and 3.74%, for sobel_T_norm, canny_T_norm, canny_T_hw_approx, N_sobel, N_canny, N_final, density_sobel, density_canny, density_final, mean_mag and std_mag respectively. The max_mag and dir_bins are almost similar for both but dir_hist shows improvement.





Fig.5.Simulation Results for Hardware

The simulation waveform is shown in fig.5, where the the output in the text file changes for every clock cycle. The hardware based statistics are evaluated in table II. When compared with basic pipelined operations, the improved pipelined operations improve the parameters by 48.69%, 46.11%, 50%, 32.66%, 5.7%, 39%, 54.74%, 51.75%, 40.16% and 48.97% for slice LUTs, logic LUTs, memory LUTs, slice registers, setup time, hold time, total power dissipation, logic power, signal power, dynamic power and number of cells respectively. The extracted implementation schematics are as shown in fig.6.




TABLE.II. COMPARSION TABLE FOR HARDWARE BASED STATISTICS

Parameters	Basic Pipelined Operations	Improved pipelined Operations
#Slice LUTs (out of 53200)	1879	964
LUTs as Logic	631	340
LUTs as Memory (Out of 17400)	1248	624
Slice Registers (Out of 106400)	251	169
tsetup (ns)	14.594	13.761
t hold (ns)	0.288	0.289



Pipelined Operations



Improved Pipelined Operations

Fig.6.Implementation schematic for hardware

The state of art comparison with existing designs is as shown in table III with respect to latency and resource usage. The improvements are observed as 1.46% to 26.8% and 49.02% to 50.2% respectively.

TABLE.III. COMPARSION TABLE WITH EXISTING WORKS

Work	Latency	Resource Usage
[2]	8.303ns	1938 LUTs
[6]	6.161 ns	1908 LUTs
[13]	6.380ns	1901 LUTs
Proposed Method	6.071ns	964 LUTs

These results are scalable to 720p, 1080p, 4K, etc with strategies like multi-bank BRAM buffering, parallel pipeline duplication and AXI burst optimization. However, the bottlenecks can be requirement of external memory bandwidth and control synchronization at higher frame rates.

VI. CONCLUSION

The image edge detection is carried out using Sobel and Canny operator pipeline with improvement as adaptive thresholding and morphological cleanup is devised. The smoothing effect is provided by Sobel operator and good



accuracy is provided by Canny operator to produce sharper and cleaner edges by applying gaussian smoothing. This efficient pipelined architecture provides a fully pipelined, streaming hardware approach, enabling continuous pixel-level processing with minimal latency for real-time image edge detection. The designs use Zynq 7000 Series FPGA based on Verilog HDL for implementation. The simulation results confirm that the combination of Sobel's low-cost gradient extraction with Canny's superior edge refinement provides 5.7% to 62.5%. In future, the designs can be extended to other morphological operators.

REFERENCES

1. Zhou, K.L., Mu, X. and He, B.Q., 2025. FPGA Image Edge Detection Based on Sobel Operator and Convolutional Neural Network.
2. G. Chaple and R. D. Daruwala, "Design of Sobel operator based image edge detection algorithm on FPGA," 2014 International Conference on Communication and Signal Processing, Melmaruvathur, India, 2014, pp. 788-792, doi: 10.1109/ICCSP.2014.6949951.
3. L. L. Vaishnavi, M. Bhavana, D. C. M. Manideep, N. N and V. Venugopal, "A Fast and Accurate Object Counting using Sobel Edge Detection System for Real – Time Star Gazing," 2024 Asia Pacific Conference on Innovation in Technology (APCIT), MYSORE, India, 2024, pp. 1-5, doi: 10.1109/APCIT62007.2024.10673462.
4. V. S. S, A. V. R and N. M, "Implementation of Modified SOBEL Edge Detection for Brain Tumor Detection in MRI Using FPGA," 2025 International Conference on Networks & Advances in Computational Technologies (NetACT), Trivandrum, India, 2025, pp. 1-6, doi: 10.1109/NetACT65906.2025.11188401.
5. V. Priyanka, Y. S. Rama, K. Sravani and B. Kavaya, "Implementation of Sobel Edge Detection with Image Processing on FPGA," 2024 2nd World Conference on Communication & Computing (WCONF), RAIPUR, India, 2024, pp. 1-5, doi: 10.1109/WCONF61366.2024.10692301.
6. A. Poddar, P. Verma and S. Singh, "Design & Implementation of Sobel Edge Detection via Customized MAC IP in Vivado," 2025 3rd World Conference on Communication & Computing (WCONF), Raipur, India, 2025, pp. 1-6, doi: 10.1109/WCONF64849.2025.11233433.
7. X. Wei et al., "FPGA Implementation of Hardware Accelerator for Real-time Video Image Edge Detection," 2021 IEEE 15th International Conference on Anti-counterfeiting, Security, and Identification (ASID), Xiamen, China, 2021, pp. 16-20, doi: 10.1109/ASID52932.2021.9651710.
8. N. M. Yusoff, I. S. Abdul Halim, N. E. Abdullah and A. A. Ab. Rahim, "Real-time Hevea Leaves Diseases Identification using Sobel Edge Algorithm on FPGA: A Preliminary Study," 2018 9th IEEE Control and System Graduate Research Colloquium (ICSGRC), Shah Alam, Malaysia, 2018, pp. 168-171, doi: 10.1109/ICSGRC.2018.8657603.
9. J. Tang, N. Liu and H. Jian, "An Edge Detection Method Based on Improved Sobel Operator for Infrared Target Extraction," 2023 IEEE 5th International Conference on Power, Intelligent Computing and Systems (ICPICS), Shenyang, China, 2023, pp. 119-123, doi: 10.1109/ICPICS58376.2023.10235635.
10. Z. Chuansheng, L. Yingchun, W. Zhenxing, Z. Yang, W. Chenxu and
11. Z. Zhiqian, "A Novel FPGA-Based Moving Object Detection and Tracking Using Image Processing Technique," 2023 IEEE 6th International Conference on Electronic Information and Communication Technology (ICEICT), Qingdao, China, 2023, pp. 1218-1221, doi: 10.1109/ICEICT57916.2023.10245301.
12. V. P. A. Kumar, S. Bhattacharjee, H. Kumar, R. Mal, V. Ravichandran and K. Sivasankaran, "FPGA based Vehicle Collision Avoidance and Accident Warning using Sobel Operation and Manhattan Distance
13. Metrics," 2025 3rd International Conference on Intelligent
14. Data Communication Technologies and Internet of Things (IDCIoT), Bengaluru, India, 2025, pp. 837-842, doi: 10.1109/IDCIOT64235.2025.10914825.
15. L. J. J R and J. V. R. S P, "Enhanced Edge Detection for Image Segmentation and its Real-Time Implementation," 2024 28th International Symposium on VLSI Design and Test (VDAT), Vellore, India, 2024, pp. 1-6, doi: 10.1109/VDAT63601.2024.10705714.
16. Z. Liu, F. Jing, J. Fan and Z. Wang, "Implementation of a FPGA-ARM- based Canny Edge Detection System," 2019 Chinese Control Conference (CCC), Guangzhou, China, 2019, pp. 3468-3472, doi: 10.23919/ChiCC.2019.8865695.
17. Y. Saxena, N. Mishra, M. Sameer and P. Dahiya, "Improved Edge Detection Approach to Tackle Edge Thickness and Better Edge Connectivity," 2022 2nd International Conference on Intelligent Technologies (CONIT), Hubli,



India, 2022, pp. 1-5, doi: 10.1109/CONIT55038.2022.9848285.

19. S. Patel, P. Shah, D. Patel, N. Patel and J. Patel, "Hybrid Lane Detection System Combining SCNN, Canny Edge Detection, and Hough Transform," 2024 8th International Conference on I-SMAC (IoT in Social, Mobile, Analytics and Cloud) (I-SMAC), Kirtipur, Nepal, 2024, pp. 327-332, doi: 10.1109/I-SMAC61858.2024.10714603.
20. A. S. Manikandababu, M. Jagadeeswari, M. Deepak and S. Kumaran, "Enhanced Lane Detection Algorithm Using Scharr-Based Canny Edge Detection and Hough Transform," 2025 International Conference on Sensors and Related Networks (SENNET) Special Focus on Digital Healthcare(64220), Vellore, India, 2025, pp. 1-6, doi: 10.1109/SENNET64220.2025.11135924.
21. N. bin Abdul Razak, M. Z. bin Mazlan, J. B. Johari, S. A. Bin Che Abdullah and N. K. Mun, "A Lane Detection Using Image Processing Technique for Two-Lane Road," 2022 IEEE 10th Conference on Systems, Process & Control (ICSPC), Malacca, Malaysia, 2022, pp. 214-219, doi: 10.1109/ICSPC55597.2022.10001801.
22. C.Nagarajan and M.Madheswaran - 'Stability Analysis of Series Parallel Resonant Converter with Fuzzy Logic Controller Using State Space Techniques'- Taylor & Francis, Electric Power Components and Systems, Vol.39 (8), pp.780-793, May 2011. DOI: 10.1080/15325008.2010.541746
23. C.Nagarajan and M.Madheswaran - 'Experimental verification and stability state space analysis of CLL-T Series Parallel Resonant Converter' - Journal of Electrical Engineering, Vol.63 (6), pp.365-372, Dec.2012. DOI: 10.2478/v10187-012-0054-2
24. C.Nagarajan and M.Madheswaran - 'Performance Analysis of LCL-T Resonant Converter with Fuzzy/PID Using State Space Analysis'- Springer, Electrical Engineering, Vol.93 (3), pp.167-178, September 2011. DOI 10.1007/s00202-011-0203-9
25. S.Tamilselvi, R.Prakash, C.Nagarajan, "Solar System Integrated Smart Grid Utilizing Hybrid Coot-Genetic Algorithm Optimized ANN Controller" Iranian Journal Of Science And Technology-Transactions Of Electrical Engineering, DOI10.1007/s40998-025-00917-z,2025
26. S.Tamilselvi, R.Prakash, C.Nagarajan, "Adaptive sliding mode control of multilevel grid-connected inverters using reinforcement learning for enhanced LVRT performance" Electric Power Systems Research 253 (2026) 112428, doi.org/10.1016/j.epsr.2025.112428
27. S.Thirunavukkarasu, C. Nagarajan, 2024, "Performance Investigation on OCF and SCF study in BLDC machine using FTANN Controller," Journal of Electrical Engineering And Technology, Volume 20, pages 2675–2688, (2025), doi.org/10.1007/s42835-024-02126-w
28. A. Nagarajan, M.Madheswaran and D.Ramasubramanian- 'Development of DSP based Robust Control Method for General Resonant Converter Topologies using Transfer Function Model'- Acta Electrotechnica et Informatica Journal , Vol.13 (2), pp.18-31, April-June.2013, DOI: 10.2478/aei-2013-0025.
29. C.Nagarajan and M.Madheswaran - 'DSP Based Fuzzy Controller for Series Parallel Resonant converter'- Springer, Frontiers of Electrical and Electronic Engineering, Vol. 7(4), pp. 438-446, Dec.12. DOI 10.1007/s11460-012-0212-0.
30. C.Nagarajan and M.Madheswaran - 'Experimental Study and steady state stability analysis of CLL-T Series Parallel Resonant Converter with Fuzzy controller using State Space Analysis'- Iranian Journal of Electrical & Electronic Engineering, Vol.8 (3), pp.259-267, September 2012.
31. C.Nagarajan and M.Madheswaran, "Analysis and Simulation of LCL Series Resonant Full Bridge Converter Using PWM Technique with Load Independent Operation" has been presented in ICTES'08, a IEEE / IET International Conference organized by M.G.R.University, Chennai.Vol.no.1, pp.190-195, Dec.2007
32. Suganthi Mullainathan, Ramesh Natarajan, "An SPSS and CNN modelling based quality assessment using ceramic materials and membrane filtration techniques", Revista Materia (Rio J.) Vol. 30, 2025, DOI: <https://doi.org/10.1590/1517-7076-RMAT-2024-0721>
33. M Suganthi, N Ramesh, "Treatment of water using natural zeolite as membrane filter", Journal of Environmental Protection and Ecology, Volume 23, Issue 2, pp: 520-530,2022
34. N. V. Naga Aravind et al., "Image Edge Extraction Using SOT- MRAM Based In-Memory Computing," 2024 IEEE Nanotechnology Materials and Devices Conference (NMDC), Salt Lake City, UT, USA, 2024, pp. 197-202, doi: 10.1109/NMDC58214.2024.10894194.
35. V. Velmurugan, B. Elamvazhudi, S. Kulothungan and C. Mamimaran, "Real-time Tool Defect Detection Systems," 2024 Third International Conference on Smart Technologies and Systems for Next Generation Computing (ICSTSN), Villupuram, India, 2024, pp. 1-6, doi: 10.1109/ICSTSN61422.2024.10671057.



36. A. Setiawan, W. A. Triyanto, A. Setiawan, B. Warsito and A. Wibowo, "Underwater Shrimp Digital Image Segmentation Using Edge Detection Method on Fog Network," 2022 2nd International Conference on Information Technology and Education (ICIT&E), Malang, Indonesia, 2022, pp. 81-86, doi: 10.1109/ICITE54466.2022.9759876.
37. Vimal, V. R., & Banerjee, J. S. (2025). Integrating PSO, GA, and ACO for Optimized ECG Feature Selection and Classification of Cardiac Disorders. *SGS-Engineering & Sciences*, 1(5).
38. Gopinathan, V. R. (2023). Cloud-First AI Security Architecture for Protecting Enterprise Digital Ecosystems and Financial Networks. *International Journal of Research and Applied Innovations*, 6(6), 10031-10039.
39. Mathew, A. A Secure, Trustworthy, and Regulated Framework for AI Agents in Distributed Networks.
40. Anbazhagan, K. (2025). Secure AI Enabled Enterprise Ecosystems for Fraud Prevention Compliance Automation and Real Time Analytics. *International Journal of Multidisciplinary Research in Science, Engineering, Technology & Management*, 1(4), 6-13.
41. Soundappan, S. J. (2026). Building Trustworthy AI: Explainability and Security in Modern Cloud-Native Data-Driven Ecosystem Platforms. *International Journal of Engineering & Extended Technologies Research (IJEETR)*, 8(2), 570-579.
42. Sugumar, R. (2025). Cyber-Secure Cloud Architecture Integrating Network and API Controls for Risk-Aware SAP Healthcare Data Platforms. *International Journal of Humanities and Information Technology*, 7(4), 53-60.
43. Vimal, V. R., & Banerjee, J. S. (2025). Integrating PSO, GA, and ACO for Optimized ECG Feature Selection and Classification of Cardiac Disorders. *SGS-Engineering & Sciences*, 1(5).
44. Gopinathan, V. R. (2025). AI-Powered Kubernetes Orchestration for Complex Cloud-Native Workloads. *International Journal of Research Publications in Engineering, Technology and Management (IJRPETM)*, 8(6), 13215-13225.
45. Mathew, A. From Conversation to Command Execution: A Comparative Threat Modeling and Risk Analysis of OpenClaw and ChatGPT. *Risk*, 100(1).
46. Inbavalli, M., & Arasu, T. (2015). Efficient Analysis of Frequent Item Set Association Rule Mining Methods. *International Journal of Scientific & Engineering Research*, 6(4).
47. Sugumar, R. (2025). Secure and Explainable AI Systems in Cloud-Based Applications: Bridging Trust and Performance. *International Journal of Engineering & Extended Technologies Research (IJEETR)*, 7(4), 10328-10335.
48. Rajasekar, M. (2025). Risk-Aware Generative AI and Machine Learning Frameworks for Privacy-Preserving Banking and Trade Analytics over Cloud and 5G Networks. *International Journal of Computer Technology and Electronics Communication*, 8(4), 11078-11086.
49. Gopalakrishnan, S., Dhinakaran, D., Raja, S. E., Raghavan, P., & Girija, M. S. (2026). Fusion-Driven Medical Image Encryption Framework with Entropy-Calibrated Control and Integrity Assurance. *KSII Transactions on Internet & Information Systems*, 20(2).
50. G. Vimal Raja, K. K. Sharma (2014). Analysis and Processing of Climatic data using data mining techniques. *Envirogeochimica Acta* 1 (8):460-467.